RAPIDS

Platform Readiness

Jeffrey Vetter, Pul Hovland, Samuel Williams, Costin Iancu, Seyong Lee, Swann Perarnau, Philip C. Roth, Kevin Huck

Motivation

- ASCR Computing Systems are growing more **complex** with
- heterogeneous compute and
- deep memory hierarchies, and
- ambiguous, non-portable programming models and libraries.

Software Products

Resource and Application Productivity through computation,

OpenACC+OpenMP / OpenARC

- Open-sourced, OpenACC/OpenMP compiler supporting NVIDIA/AMD GPUs, Intel Xeon Phis, and Altera FPGAs.
- <u>https://ft.ornl.gov/research/openarc</u>

Information, and Data Science

• Contact: Seyong Lee, lees2@ornl.gov

OpenACC on LLVM / Clacc


CLACC: OpenACC support for Clang/LLVM

Application Engagement

- SciDAC • Outreach to other and applications teams for assessment of their platform readiness challenges.
- Present tutorials and hackathons.
- Coordinate with the AE on tiger teams.

Hierarchical Roofline in Advisor


RAPIDS/NERSC/Intel







Data Management Scientific



- Automated translation from OpenACC source to OpenMP source.
- https://ft.ornl.gov/research/clacc
- Contact: Seyong Lee, lees2@ornl.gov

Deep Memory Hierarchies

- Papyrus: a novel programming system for aggregate distributed NVMs.
- https://ft.ornl.gov/research/papyrus
- AML: building blocks for deep-memory aware algorithms.
- <u>https://xgitlab.cels.anl.gov/argo/aml</u>


MPI Message Reordering

- Higher MPI messaging performance
- Performance portable, topology-independent
- Applicable to wide variety of applications.
- Contact: Costin lancu (cciancu@lbl.gov)

- developed & analyzed
- cache-simulator Roofline
- Integrated into Intel Advisor.
- Measures data movement through cache hierarchy & identifies bottlenecks.

Hierarchical Roofline from Advisor, see ISC'18 paper.


MPI Message Reordering



• Reordering messages improves performance. • Applicable to MPI/GASNet,

Aries/InfiniBand

• 1.7x on HPGMG, 1.2x on FFTs, 1.2x on Sort



• CRD/NERSC/LANL developed perf. counter **Roofline methodology**



2 x16

1 x4

MCDRAM

MCDRAM

DMI

MCDRAM

MCDRAM

Focus Areas:

- Preparing applications for current and upcoming architectures through best-in-class expertise and tools.
- Portable programming for heterogeneous and many-core systems, deep memory hierarchies
- Code generation and autotuning for computation and communication Performance modeling and analysis for identifying optimization opportunities • Correctness of programs (e.g., when moving to new platforms) Tools: CHiLL, CIVL, various compilers (ROSE, OpenARC, LLVM), Roofline toolkit, Orio, Papyrus, SCR, TAU

Code Generation and Autotuning

- Compiler optimization of sparse matrix computations
- Autotuning of OpenMP or OpenACC pragmas underway
- <u>https://github.com/CtopCsUtahEdu/chill.git</u>

Roofline Modeling

- Model for identifying performance bottlenecks in applications
- applied to CPUs/KNL/GPUs
- http://crd.lbl.gov/roofline
- Contact: Sam Williams (<u>SWWilliams@lbl.gov</u>)

Program Correctness (CIVL)

• Formal verification of parallel programs to verify equivalence of two implementations or verifying safety properties (e.g., deadlock-free) • C and Fortran + MPI, OpenMP, and/or CUDA http://vsl.cis.udel.edu/civl, siegel@udel.edu

- Applied to GPP and AMReX proxies.
- Low overhead analysis of MPI+ OMP/CUDA apps.

KORC: Kinetic Orbit Runaway Code

- Performed initial assessment and identified/optimized redundant computations.
- Designed a basic GPU porting strategy using OpenACC/OpenMP.

----Original ---- Modified 1500

Initial performance improvement of KORC on the OLCF Eos system by common code hoisting optimization

Publications

- K. Ibrahim, S. Williams, L. Oliker, "Roofline Scaling Trajectories: A Method for Parallel Application and Architectural Performance Analysis", HPBench 2018.
- T. Koskela, et al., "A Novel Multi-Level Integrated Approach 1 Performance Roofline Model for Characterization", ISC 2018. • C. Yang, B. Friesen, T. Kurth, B. Cook, S. Williams, "Toward Automated Application Profiling on Cray Systems", CUG 2018. • K. Hou, H. Wang, W. Feng, J. Vetter, and S. Lee, "Highly Efficient Compensation-based Parallelism for Wavefront Loops on GPUs", IPDPS 2018. • W Lavrijsen et al., "Improving Network Throughput with Global Communication Reordering", IPDPS 2018.

TAU Performance System®

- Profile, trace, and sampling measurement, analysis, and visualization toolkit
- MPI, OpenMP, OpenACC, Python, CUDA, PAPI <u>http://tau.uoregon.edu</u>
- Contact: Kevin Huck (<u>khuck@cs.uoregon.edu</u>)

