## VSUPER **INSTITUTE FOR SUSTAINED PERFORMANCE,**

**ENERGY, AND RESILIENCE** 

### **Iso-Power-Efficiency**

True cost of running an application is the energy used. • Future machines will have a power bound and users will request a power budget when they submit a job.

• Iso-efficiency behaves differently when scaling the problem size up with increasing power budget, rather than just the number of

- 
- 
- cores.

• Iso-power-efficiency overhead function:

where b is the power budget and b1 is *T<sup>b</sup>*<sup>1</sup>

 $\mathcal{L}_{b_1}$  the smallest power that can be used

The the Iso-(power)-efficiency function gives the rate at which we must scale up the problem size per core to maintain the same *E*

$$
T_o = \frac{p}{n} T_p - T_{p_1}
$$
   
where  $p_1$  is the minimum number of  
and can be used

- parallel efficiency E:
- 

• Graphs below are using data from Patki et.al. ICS'13.  $T<sub>0</sub>$  = 0 indicates we can achieve perfect linear strong scaling with fixed problem size or maintain constant efficiency with no increase in problem size per core:

**Parallel Overhead for SP-M** 

$$
T_o = \frac{p}{p_1} T_p
$$

*b*

$$
T_o = \frac{b}{b_1} T_b
$$

$$
W = \frac{E}{1 - E} T_o
$$







#### **CASE STUDIES**

On one rank per node-board we register to receive a standard SIGPROF Unix profiling signal, which, when received, triggers a routine to sample PAPI "bgq-emon" data. An ITIMER PROF system timer is then requested to trigger at an interval of 300ms, calling the sampling routine.



# *SUPER Power Awareness for HPC*

### **Power Monitoring with PAPI**

The latest PAPI release (a.k.a. MIC) architecture.

e convenient for users only the application is

pplications running on ually instrumenting the

sAPI (distributed with

Abstract: SUPER's Energy thrust is charged with understanding how computation and communication patterns affect the overall power and energy requirements of HPC applications. We then leverage this understanding to design s computations within a power bounds and reduce the DOE's HPC energy footprint. Two focus areas have emerged within this thrust: software solutions that provide fine-grained access to the power measurements and energy effici strategies. We highlight recent accomplishments in each area and present empirical results that illustrate SUPER's contributions in minimizing DOE's HPC energy requirements.

In the card (uW)

age (uV), Power reading (uW

## **CASE STUDY** We measure power usage in Figure 1(a) and energy consumption in 1(b) of a Hessenberg reduction computed on the Xeon Phi coprocessor utilizing all 244 cores.

(a) Power Us (b) Energy Consumptio

*Laura Carrington (Lead), Ananta Tiwari Rob Fowler UCSD/PMaC RENCI*

*UTK*

*Heike McCraw Shirley Moore, Rogelio Long UTEP*



#### **POWER MONITORING ON IBM BLUE GENE/Q**

The PAPI "bgq-emon" component exposes power data through the IBM EMON API. Power is supplied to an entire node-board by two identical main power modules, each providing seven high voltage Direct Current (DC) power lines (a.k.a. "domains"). Each power domain from one main power module is paired with the equivalent domain from the other module, and a step-down transformer provides final voltage for the compute cards.

The domains – which are also the power statistics that can be monitored through the PAPI bgq-emon component -- are described in the following Table:



• Current is measured on each of the 14 domains leaving the main power modules • Voltage is measured after the final step-down transformation. A complete sample is taken in  $\sim$  500 $\mu$ s (the IBM EMON interface accesses this data from the nodeboard, which includes a 1-10ms blocking delay for the caller)

**Performance ratio to fastest BW** ← Reduced per core memory BW and the state of the st **Parasails most sensitive reductions in B** Note the models identify algorithmic choices that are less sensitive to power reductions in the main memory enabling optimal decisions in power budgeting for applications. Details in Tiwari-Cluster'14.



 $\triangleright$  Reducing power to memory system by reducing memory bus frequency. Time wr**eto to thighest of Basim-Izo** Frequency Power can be distributed to core or memory depending on the application's sensitivity to power changes on the given component. In this work we develop model's to capture an application's sensitivity to power changes in the memory by reducing the memory bus speed, which also reduces the per core memory bandwidth.

**Power & Performance Analysis**  For current and future systems power/energy are an important factor. On some current systems we can change the power draw of the different components in order to compute within a power budget or save energy. The next steps in this research is to extend the power/energy investigation from the cores towards the memory sub-system.

- Memory bus frequency also reduces per core memory bandwidth.
- $\triangleright$  Growth of multi-core means also means less per core memory bandwidth
- Future systems will most likely continue to have reduced per core memory bandwidth
- Models identify sensitivities of algorithms to reduced per core memory bandwidth (e.g. reduced memory power)

0.9

1

1.1

1.2

1.3

1.4

1.5

1.6

1.7

DRAM technology has several shortcomings in terms of performance, energy efficiency and scaling. Several emerging memory technologies have the potential to compensate for the limitations of DRAM when replacing or complementing DRAM in the memory sub-system. This experiment looks as NVM as main-memory with DRAM as cache. The design offers:

> **Performance ratio to fastest BW**

 $\rightarrow$  -Hybrid

**Determining the algorithm sensitivity to power changes using models** Models of 3 different algorithms for AMG application **Parasails has fastest** 

**performance**

▶ Models aid in algorithmic choice for future systems

reductions in the memory frequency or power. Models are fine-grained and capture the different computational phases within an application and their different responses.

### **Adapting to Power and Performance Variability**

**Problem:** Computation speed and energy efficiency vary with





100 Lulesh runs sorted by execution order. 100 Lulesh runs sorted by execution time.



### **Approach:** Apply Power Capping and Clock Modulation to smooth synchronization arrival times.

- Launch privileged daemon that accesses power MSRs using the batch system (Slurm).
- Monitor MPI\_wait () times to identify problems.
- Use either power capping or modulation to adjust power and performance.

#### **Results:**

- Wasted energy is effectively scavenged.
- On a single chip, these methods have the potential of shifting the thermal budget to
- the cores that can benefit.

#### Processors are not identical:

- temperatures, or need to have different speeds for identical temperature bounds.
- Two "identical" chips at the same clock speed will have different voltages and • Actual cooling capacity varies between sockets, blade slots, chassis, ...
- Performance heterogeneity induces effective load imbalances where none should exist. • Imbalances look too "small" to fix by moving work around.
	-
	- Faster processors waste energy by racing ahead of synchronization partners.

### Recent processors use adaptive control to adjust performance within a temperature/power envelope.

- Hardware dynamically adjusts clock and voltage.
- Programmer accessible controls:
	- Complete manual override of HW control.
	- Per core clock cycle skipping (a.k.a. clock modulation)
	- Set power capping policy used by HW control.

#### Investigating NVM as a power/energy-efficiency option for HPC

**Design** 

**DRAM-**

**Page-**



**Investigated**

• Decreases DRAM size and therefore reduces refresh energy.

• DRAM as a cache limits the negative impact on performance and dynamic energy consumption of typical NVM technologies.

**Avg. of normalized run time of Results:** Increases in DRAM capacity results in decrease in total access time (~2%) and dynamic energy (~10%) but an increase in static energy (~5%) because of increases in DRAM capacity. Details in Suresh-Cluster'14.



#### Using Memory Models to Explore Algorithmic Choice for Power Provisioning

**Experiment:** Using performance and energy models we investigate the power/energy and performance affects of a series of configuration designs using NVM technology to augment DRAM for an HPC workload.

(Workload: NPB-BT, NPB-LU, Graph500, Hashing-2, AMG2013, CORAL-CG, Velvet)